Joris van Rantwijk
16aee1532d
Fix MINMAX range, fix RESET
...
- MINMAX returns values in correct order when converted to Volt.
- RESET resets the MINMAX range monitor.
- RESET toggles aqcuisition_en to stop ongoing acquisition.
2024-10-02 21:38:27 +02:00
Joris van Rantwijk
1e1b07019d
Start remote control server on boot
2024-10-01 20:45:22 +02:00
Joris van Rantwijk
3eecc2cd6c
Report FPGA temperature
2024-09-30 20:52:35 +02:00
Joris van Rantwijk
ddbeb20633
No multithreading for now
2024-09-29 22:15:58 +02:00
Joris van Rantwijk
055c084c60
Remote saving of IP config and calibration
2024-09-29 21:48:33 +02:00
Joris van Rantwijk
2a2f97c006
Add script to manage calibration file
...
Also rework the way config files are copied from SD card during boot.
2024-09-29 20:39:30 +02:00
Joris van Rantwijk
988b0fbf27
Document digital input registers
2024-09-29 19:37:02 +02:00
Joris van Rantwijk
67c6a44f22
Partial implementation of network config, calibration
2024-09-29 19:21:51 +02:00
Joris van Rantwijk
27fc4236e4
Add remote control server to rootfs
2024-09-28 21:25:44 +02:00
Joris van Rantwijk
73aecdc4c8
Add remotectl to gitignore
2024-09-28 21:24:37 +02:00
Joris van Rantwijk
60f7df6fd6
Continue work on remote control server
2024-09-28 21:22:24 +02:00
Joris van Rantwijk
ea5d3c3a1d
Start working on remote control server
2024-09-27 21:10:02 +02:00
Joris van Rantwijk
66050aca5b
Software support for external-trigger-once
2024-09-24 21:10:15 +02:00
Joris van Rantwijk
a984e1c8ff
Add external trigger-once mode
2024-09-24 20:51:02 +02:00
Joris van Rantwijk
e3b65fdd3e
Disable NTP client
...
We don't really need it, and it will be difficult to ensure
that works correctly in all IP address configurations.
2024-09-24 19:30:02 +02:00
Joris van Rantwijk
eb544d2c93
Set unique hostname at boot
...
Set hostname to rp-xxxxxx based on the last 6 digits of the MAC address.
This is the same as used by the official Red Pitaya software.
2024-09-24 19:30:02 +02:00
Joris van Rantwijk
762097017d
Use saved IP address on boot
2024-09-24 19:30:02 +02:00
Joris van Rantwijk
c3398e9e1d
Add script for IP address configuration
2024-09-24 19:30:02 +02:00
Joris van Rantwijk
5ceb5ad882
Delay timetagger signal to match ADC trigger
2024-09-22 15:01:25 +02:00
Joris van Rantwijk
7c10b554dc
Disable routable IPv6 address
2024-09-22 11:37:04 +02:00
Joris van Rantwijk
b78f9be35e
Program FPGA and load driver on boot
2024-09-22 11:36:52 +02:00
Joris van Rantwijk
535b7a1a0a
Add FPGA firmware to SD card
2024-09-22 11:36:52 +02:00
Joris van Rantwijk
0853648920
Add custom software to rootfs
2024-09-22 11:36:49 +02:00
Joris van Rantwijk
a589a0099a
Remove FSBL (now using U-Boot SPL)
2024-09-21 22:52:32 +02:00
Joris van Rantwijk
84bed30698
Clean up FPGA build scripts
2024-09-21 21:08:23 +02:00
Joris van Rantwijk
491d66dcb3
Add timetagger logic to Vivado project
2024-09-21 20:20:36 +02:00
Joris van Rantwijk
c14441ffd1
Clean up FPGA gitignore
2024-09-21 20:20:12 +02:00
Joris van Rantwijk
95d94f9ed8
Rename os to sw
2024-09-21 18:10:34 +02:00
Joris van Rantwijk
b269a53ad1
gitignore for software
2024-09-21 18:01:37 +02:00
Joris van Rantwijk
14999db4cf
Robust discarding of stale data on new TCP connection
2024-09-21 17:08:42 +02:00
Joris van Rantwijk
a7802d11e3
Discard data on new TCP connection
2024-09-20 23:42:14 +02:00
Joris van Rantwijk
ecefa2dd5a
Disable DMA on server exit
2024-09-20 15:36:26 +02:00
Joris van Rantwijk
1c26688d93
Fix bug in puzzlecmd --acquisition-off
2024-09-20 10:06:52 +02:00
Joris van Rantwijk
12413ba041
Do not disable DMA in destructor
...
The "puzzlecmd" tool needs to create multiple instances
of PuzzleFwDevice, one for the data server and one for
simple register commands. We don't want these instances
fighting over the state of the DMA engine.
2024-09-19 22:57:54 +02:00
Joris van Rantwijk
30939214df
Fix bugs in C++ software
2024-09-19 22:48:46 +02:00
Joris van Rantwijk
f5d027cecc
Use U-Boot SPL instead of Xilinx FSBL
2024-09-19 21:08:22 +02:00
Joris van Rantwijk
4dbc5a60ad
Disable useless C++ ABI warning
2024-09-18 21:00:06 +02:00
Joris van Rantwijk
ece8f68d81
Add Boost in buildroot toolchain
2024-09-18 21:00:06 +02:00
Joris van Rantwijk
8549f151bc
Add register bit to show 4-channel support
...
Firmware version 0.8.
2024-09-18 20:59:31 +02:00
Joris van Rantwijk
674229791f
Add C++ software
...
Not tested yet.
2024-09-18 19:48:34 +02:00
Joris van Rantwijk
6a77330407
Document analog acquisition chain
2024-09-01 23:01:04 +02:00
Joris van Rantwijk
bb4dc682de
Document timetagger
2024-09-01 21:06:17 +02:00
Joris van Rantwijk
b07f6cabb6
Start documenting firmware
2024-08-31 21:42:04 +02:00
Joris van Rantwijk
5b21d0fb26
Map only 4k for FPGA registers
2024-08-31 15:31:19 +02:00
Joris van Rantwijk
8562c9346d
Remove digital debug output signals
2024-08-31 13:17:22 +02:00
Joris van Rantwijk
eb1cd6219f
Scale up DMA buffers inside FPGA
...
Analog data buffer to 16k records.
Time tagger data buffer to 4k records.
2024-08-31 13:15:28 +02:00
Joris van Rantwijk
cb2525a25f
Log synthesizer messages to file
2024-08-30 23:04:27 +02:00
Joris van Rantwijk
96090ac31e
Add timetagger logic
2024-08-30 23:04:02 +02:00
Joris van Rantwijk
21da05d6cd
Ignore Vivado output files
2024-08-29 12:37:56 +02:00
Joris van Rantwijk
1cbe2cc0c9
Set PULLDOWN on digital inputs
2024-08-29 10:03:00 +02:00