This website requires JavaScript.
Explore
Help
Sign In
joris
/
vhdl-prng
Watch
1
Star
0
Fork
You've already forked vhdl-prng
0
Code
Pull Requests
Releases
Activity
Pseudo-Random Number Generators in VHDL
13
Commits
1
Branch
0
Tags
84
KiB
VHDL
82.1%
C
8.3%
C++
7.7%
Makefile
1.9%
8cf9ca1673
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Clone in VS Code
Cite this repository
APA
BibTeX
Cancel
Joris van Rantwijk
8cf9ca1673
Rename entities of top-level synthesis wrappers.
...
Two entities named 'top' causes problems for the synthesizer.
2016-11-12 23:01:49 +01:00
refimpl
Test bench for Xoroshiro128plus:
2016-10-21 13:54:42 +02:00
rtl
Minor code cleanup for MT19937 and improve testbench.
2016-11-12 22:40:59 +01:00
sim
Minor code cleanup for MT19937 and improve testbench.
2016-11-12 22:40:59 +01:00
synth
Rename entities of top-level synthesis wrappers.
2016-11-12 23:01:49 +01:00