redpitaya-puzzlefw/fpga/rtl
Joris van Rantwijk 38281d814d Separate register for acquisition DMA channel status 2024-08-27 16:03:31 +02:00
..
acquisition_chain.vhd Add monitoring of ADC sample and min/max range 2024-08-26 23:11:16 +02:00
acquisition_manager.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
acquisition_stream.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
adc_capture.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
adc_range_monitor.vhd Add monitoring of ADC sample and min/max range 2024-08-26 23:11:16 +02:00
adc_sample_stream.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
dma_axi_master.vhd Rework DMA to support single-beat transfers 2024-08-24 23:04:35 +02:00
dma_write_channel.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
puzzlefw_pkg.vhd Separate register for acquisition DMA channel status 2024-08-27 16:03:31 +02:00
puzzlefw_top.vhd Separate register for acquisition DMA channel status 2024-08-27 16:03:31 +02:00
registers.vhd Separate register for acquisition DMA channel status 2024-08-27 16:03:31 +02:00
sample_decimation.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
shift_engine.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
simple_fifo.vhd Add VHDL for DMA write channel 2024-08-09 20:16:53 +02:00
timestamp_gen.vhd Test analog acquisition chain 2024-08-26 21:31:55 +02:00
trigger_detector.vhd Add monitoring of ADC sample and min/max range 2024-08-26 23:11:16 +02:00