redpitaya-puzzlefw/fpga/vivado
Joris van Rantwijk 96090ac31e Add timetagger logic 2024-08-30 23:04:02 +02:00
..
redpitaya_puzzlefw.srcs/sources_1/bd/puzzlefw Update block design and Vivado project 2024-08-27 22:40:01 +02:00
nonproject.tcl Add timetagger logic 2024-08-30 23:04:02 +02:00
redpitaya_puzzlefw.xpr Update block design and Vivado project 2024-08-27 22:40:01 +02:00