 Joris van Rantwijk
|
5632ffc6b2
|
Add VHDL for DMA write channel
|
2024-08-09 20:16:53 +02:00 |
|
Joris van Rantwijk
|
f58343fc0f
|
Test interrupt from FPGA
|
2024-08-03 20:18:02 +02:00 |
|
Joris van Rantwijk
|
22cc68d820
|
Script to build bitfile
|
2024-08-03 13:14:19 +02:00 |
|
Joris van Rantwijk
|
23f9077823
|
gitignore Vivado generated files
|
2024-08-03 13:14:17 +02:00 |
|
Joris van Rantwijk
|
78c9e51587
|
Add Vivado non-project build script
|
2024-08-03 12:55:22 +02:00 |
|
Joris van Rantwijk
|
8d7f53e182
|
Disable Hierarchical synthesis of block design
This is required for proper synthesis in non-project mode.
|
2024-08-03 12:55:22 +02:00 |
|
Joris van Rantwijk
|
a5f4e25c76
|
Add Vivado project
|
2024-08-03 12:55:15 +02:00 |
|
Joris van Rantwijk
|
6b5f2967ac
|
Add VHDL code
|
2024-08-02 21:47:58 +02:00 |