Remove board name from FPGA build script
This commit is contained in:
parent
6a39840821
commit
33db3d5231
|
@ -9,12 +9,12 @@
|
||||||
# This is used by "synth_design".
|
# This is used by "synth_design".
|
||||||
set_part xc7z010clg400-1
|
set_part xc7z010clg400-1
|
||||||
|
|
||||||
# Specify path to RedPitaya board definition.
|
## Specify path to RedPitaya board definition.
|
||||||
set_param board.repoPaths [list "RedPitaya-FPGA/brd"]
|
#set_param board.repoPaths [list "RedPitaya-FPGA/brd"]
|
||||||
|
|
||||||
# Specify board type.
|
## Specify board type.
|
||||||
# Unclear whether this is required.
|
## Unclear whether this is required.
|
||||||
set_property board_part redpitaya.com:redpitaya:part0:1.1 [current_project]
|
#set_property board_part redpitaya.com:redpitaya:part0:1.1 [current_project]
|
||||||
|
|
||||||
# Specify HDL language.
|
# Specify HDL language.
|
||||||
# This determines the language of the HDL wrapper for the block design.
|
# This determines the language of the HDL wrapper for the block design.
|
||||||
|
|
Loading…
Reference in New Issue