joris
/
redpitaya-puzzlefw
1
0
Fork 0
Code Issues Pull Requests Releases Activity

Remove board name from FPGA build script

This commit is contained in:
Joris van Rantwijk 2024-10-08 16:48:11 +02:00
parent 6a39840821
commit 33db3d5231
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
fpga/vivado/nonproject.tcl
View File

@ -9,12 +9,12 @@
# This is used by "synth_design".
set_part xc7z010clg400-1
# Specify path to RedPitaya board definition.
set_param board.repoPaths [list "RedPitaya-FPGA/brd"]
## Specify path to RedPitaya board definition.
#set_param board.repoPaths [list "RedPitaya-FPGA/brd"]
# Specify board type.
# Unclear whether this is required.
set_property board_part redpitaya.com:redpitaya:part0:1.1 [current_project]
## Specify board type.
## Unclear whether this is required.
#set_property board_part redpitaya.com:redpitaya:part0:1.1 [current_project]
# Specify HDL language.
# This determines the language of the HDL wrapper for the block design.