joris
/
vhdl-sincos-gen
1
0
Fork 0
Code Issues Pull Requests Activity

Document latency of sincos core.

This commit is contained in:
Joris van Rantwijk 2016-04-10 01:27:24 +02:00
parent e8fdb3cff1
commit 0685db9d92
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
rtl/sincos_gen_d18_p20.vhdl
View File

@ -7,6 +7,9 @@
-- Sin/cos output: -- Sin/cos output:
-- signed 18 bits (nominal amplitude = 2**17-1) -- signed 18 bits (nominal amplitude = 2**17-1)
-- --
-- Latency:
-- 6 clock cycles
--
-- Copyright 2016 Joris van Rantwijk -- Copyright 2016 Joris van Rantwijk
-- --
-- This design is free software; you can redistribute it and/or -- This design is free software; you can redistribute it and/or