Joris van Rantwijk c2142a0c09 Refactor MT19937 RNG: ... * Change port interface towards valid/ready stream concept. * Build 3-stage pipeline into initialization to hopefully improve timing. * TODO : carefully test if initialization is correct in all scenarios * TODO : synthesis run to see if timing is now reasonable		2016-10-21 22:39:51 +02:00
..
rng_mt19937.vhdl	Refactor MT19937 RNG:	2016-10-21 22:39:51 +02:00
rng_xoroshiro128plus.vhdl	Rename entity xoroshiro128 and change interface.	2016-10-21 13:12:02 +02:00