Pseudo-Random Number Generators in VHDL
Go to file
Joris van Rantwijk 5303c34431 Initial commit:
* Xoroshiro128+ (works, tested)
 * MT19337 (work in progress)
 * Test benches
 * Reference C code.
2016-10-21 11:31:26 +02:00
refimpl Initial commit: 2016-10-21 11:31:26 +02:00
rtl Initial commit: 2016-10-21 11:31:26 +02:00
sim Initial commit: 2016-10-21 11:31:26 +02:00