joris
/
vhdl-prng
1
0
Fork 0
Code Pull Requests Releases Activity
Pseudo-Random Number Generators in VHDL
12 Commits 1 Branch 0 Tags 84 KiB
VHDL 82.1%
C 8.3%
C++ 7.7%
Makefile 1.9%
Go to file
Joris van Rantwijk 500d8e8b2a Minor code cleanup for MT19937 and improve testbench. 
* Optimized seeding strategy now synthesizes for Spartan 6 at 300 MHz.
 		2016-11-12 22:40:59 +01:00
refimpl Test bench for Xoroshiro128plus: 2016-10-21 13:54:42 +02:00
rtl Minor code cleanup for MT19937 and improve testbench. 2016-11-12 22:40:59 +01:00
sim Minor code cleanup for MT19937 and improve testbench. 2016-11-12 22:40:59 +01:00
synth Add top-level wrapper designs for synthesis testing. 2016-10-24 00:00:57 +02:00