joris
/
vhdl-prng
1
0
Fork 0
Code Pull Requests Releases Activity
10 Commits 1 Branch 0 Tags 84 KiB
Commit Graph

2 Commits

Author SHA1 Message Date
Joris van Rantwijk c2142a0c09 Refactor MT19937 RNG: 
* Change port interface towards valid/ready stream concept.
 * Build 3-stage pipeline into initialization to hopefully improve timing.
 * TODO : carefully test if initialization is correct in all scenarios
 * TODO : synthesis run to see if timing is now reasonable
 2016-10-21 22:39:51 +02:00
Joris van Rantwijk 404c307f62 Test bench for Xoroshiro128plus: 
* Update tb_xoroshiro128plus for new interface.
 * Add Makefile for testbenches with GHDL.
 2016-10-21 13:54:42 +02:00