241 lines
11 KiB
Tcl
241 lines
11 KiB
Tcl
#
|
|
# $Id: red_pitaya_4adc.xdc 961 2014-01-21 11:40:39Z matej.oblak $
|
|
#
|
|
# @brief Red Pitaya location constraints.
|
|
#
|
|
# @Author Matej Oblak
|
|
#
|
|
# (c) Red Pitaya http://www.redpitaya.com
|
|
#
|
|
# Modified by Joris van Rantwijk for PuzzleFW.
|
|
#
|
|
|
|
############################################################################
|
|
# IO constraints #
|
|
############################################################################
|
|
|
|
|
|
############################################################################
|
|
# Clock constraints #
|
|
############################################################################
|
|
|
|
# ADC data
|
|
set_property IOSTANDARD LVCMOS18 [get_ports {adc_dat_i[*][*]}]
|
|
set_property IOB TRUE [get_ports {adc_dat_i[*][*]}]
|
|
|
|
# ADC 0 data
|
|
set_property PACKAGE_PIN Y17 [get_ports {adc_dat_i[0][0]}]
|
|
set_property PACKAGE_PIN Y16 [get_ports {adc_dat_i[0][1]}]
|
|
set_property PACKAGE_PIN W14 [get_ports {adc_dat_i[0][2]}]
|
|
set_property PACKAGE_PIN Y14 [get_ports {adc_dat_i[0][3]}]
|
|
set_property PACKAGE_PIN V12 [get_ports {adc_dat_i[0][4]}]
|
|
set_property PACKAGE_PIN W13 [get_ports {adc_dat_i[0][5]}]
|
|
set_property PACKAGE_PIN V13 [get_ports {adc_dat_i[0][6]}]
|
|
|
|
# ADC 1 data
|
|
set_property PACKAGE_PIN W15 [get_ports {adc_dat_i[1][0]}]
|
|
set_property PACKAGE_PIN W16 [get_ports {adc_dat_i[1][1]}]
|
|
set_property PACKAGE_PIN V15 [get_ports {adc_dat_i[1][2]}]
|
|
set_property PACKAGE_PIN V16 [get_ports {adc_dat_i[1][3]}]
|
|
set_property PACKAGE_PIN Y19 [get_ports {adc_dat_i[1][4]}]
|
|
set_property PACKAGE_PIN W18 [get_ports {adc_dat_i[1][5]}]
|
|
set_property PACKAGE_PIN Y18 [get_ports {adc_dat_i[1][6]}]
|
|
|
|
# ADC 2 data
|
|
set_property PACKAGE_PIN W20 [get_ports {adc_dat_i[2][0]}]
|
|
set_property PACKAGE_PIN W19 [get_ports {adc_dat_i[2][1]}]
|
|
set_property PACKAGE_PIN V17 [get_ports {adc_dat_i[2][2]}]
|
|
set_property PACKAGE_PIN V18 [get_ports {adc_dat_i[2][3]}]
|
|
set_property PACKAGE_PIN U17 [get_ports {adc_dat_i[2][4]}]
|
|
set_property PACKAGE_PIN T16 [get_ports {adc_dat_i[2][5]}]
|
|
set_property PACKAGE_PIN T17 [get_ports {adc_dat_i[2][6]}]
|
|
|
|
# ADC 3 data
|
|
set_property PACKAGE_PIN R19 [get_ports {adc_dat_i[3][0]}]
|
|
set_property PACKAGE_PIN R17 [get_ports {adc_dat_i[3][1]}]
|
|
set_property PACKAGE_PIN T15 [get_ports {adc_dat_i[3][2]}]
|
|
set_property PACKAGE_PIN R16 [get_ports {adc_dat_i[3][3]}]
|
|
set_property PACKAGE_PIN T20 [get_ports {adc_dat_i[3][4]}]
|
|
set_property PACKAGE_PIN U20 [get_ports {adc_dat_i[3][5]}]
|
|
set_property PACKAGE_PIN V20 [get_ports {adc_dat_i[3][6]}]
|
|
|
|
set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {adc_clk_i[*][*]}]
|
|
|
|
set_property PACKAGE_PIN U18 [get_ports {adc_clk_i[0][1]}]
|
|
set_property PACKAGE_PIN U19 [get_ports {adc_clk_i[0][0]}]
|
|
set_property PACKAGE_PIN N20 [get_ports {adc_clk_i[1][1]}]
|
|
set_property PACKAGE_PIN P20 [get_ports {adc_clk_i[1][0]}]
|
|
|
|
# Output ADC clock
|
|
# set_property IOSTANDARD LVCMOS18 [get_ports {adc_clk_o[*]}]
|
|
# set_property SLEW FAST [get_ports {adc_clk_o[*]}]
|
|
# set_property DRIVE 8 [get_ports {adc_clk_o[*]}]
|
|
# #set_property IOB TRUE [get_ports {adc_clk_o[*]}]
|
|
|
|
# set_property PACKAGE_PIN N20 [get_ports {adc_clk_o[0]}]
|
|
# set_property PACKAGE_PIN P20 [get_ports {adc_clk_o[1]}]
|
|
|
|
# SPI interface
|
|
set_property IOSTANDARD LVCMOS18 [get_ports spi_*_o]
|
|
set_property SLEW FAST [get_ports spi_*_o]
|
|
set_property DRIVE 8 [get_ports spi_*_o]
|
|
|
|
set_property PACKAGE_PIN P15 [get_ports spi_csa_o]
|
|
set_property PACKAGE_PIN P16 [get_ports spi_csb_o]
|
|
set_property PACKAGE_PIN P18 [get_ports spi_clk_o]
|
|
set_property PACKAGE_PIN N17 [get_ports spi_mosi_o]
|
|
|
|
### PWM DAC
|
|
set_property IOSTANDARD LVCMOS18 [get_ports {dac_pwm_o[*]}]
|
|
set_property SLEW FAST [get_ports {dac_pwm_o[*]}]
|
|
set_property DRIVE 12 [get_ports {dac_pwm_o[*]}]
|
|
set_property IOB TRUE [get_ports {dac_pwm_o[*]}]
|
|
|
|
set_property PACKAGE_PIN T10 [get_ports {dac_pwm_o[0]}]
|
|
set_property PACKAGE_PIN T11 [get_ports {dac_pwm_o[1]}]
|
|
set_property PACKAGE_PIN T19 [get_ports {dac_pwm_o[2]}]
|
|
set_property PACKAGE_PIN T14 [get_ports {dac_pwm_o[3]}]
|
|
|
|
### XADC
|
|
#set_property IOSTANDARD LVCMOS33 [get_ports {vinp_i[*]}]
|
|
#set_property IOSTANDARD LVCMOS33 [get_ports {vinn_i[*]}]
|
|
##AD0
|
|
#set_property PACKAGE_PIN C20 [get_ports {vinp_i[1]}]
|
|
#set_property PACKAGE_PIN B20 [get_ports {vinn_i[1]}]
|
|
##AD1
|
|
#set_property PACKAGE_PIN E17 [get_ports {vinp_i[2]}]
|
|
#set_property PACKAGE_PIN D18 [get_ports {vinn_i[2]}]
|
|
##AD8
|
|
#set_property PACKAGE_PIN B19 [get_ports {vinp_i[0]}]
|
|
#set_property PACKAGE_PIN A20 [get_ports {vinn_i[0]}]
|
|
##AD9
|
|
#set_property PACKAGE_PIN E18 [get_ports {vinp_i[3]}]
|
|
#set_property PACKAGE_PIN E19 [get_ports {vinn_i[3]}]
|
|
##V_0
|
|
#set_property PACKAGE_PIN K9 [get_ports {vinp_i[4]}]
|
|
#set_property PACKAGE_PIN L10 [get_ports {vinn_i[4]}]
|
|
|
|
### Expansion connector
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {exp_p_io[*]}]
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {exp_n_io[*]}]
|
|
set_property SLEW FAST [get_ports {exp_p_io[*]}]
|
|
set_property SLEW FAST [get_ports {exp_n_io[*]}]
|
|
set_property DRIVE 8 [get_ports {exp_p_io[*]}]
|
|
set_property DRIVE 8 [get_ports {exp_n_io[*]}]
|
|
|
|
set_property PACKAGE_PIN G17 [get_ports {exp_p_io[0]}]
|
|
set_property PACKAGE_PIN G18 [get_ports {exp_n_io[0]}]
|
|
set_property PACKAGE_PIN H16 [get_ports {exp_p_io[1]}]
|
|
set_property PACKAGE_PIN H17 [get_ports {exp_n_io[1]}]
|
|
set_property PACKAGE_PIN J18 [get_ports {exp_p_io[2]}]
|
|
set_property PACKAGE_PIN H18 [get_ports {exp_n_io[2]}]
|
|
set_property PACKAGE_PIN K17 [get_ports {exp_p_io[3]}]
|
|
set_property PACKAGE_PIN K18 [get_ports {exp_n_io[3]}]
|
|
set_property PACKAGE_PIN L14 [get_ports {exp_p_io[4]}]
|
|
set_property PACKAGE_PIN L15 [get_ports {exp_n_io[4]}]
|
|
set_property PACKAGE_PIN L16 [get_ports {exp_p_io[5]}]
|
|
set_property PACKAGE_PIN L17 [get_ports {exp_n_io[5]}]
|
|
set_property PACKAGE_PIN K16 [get_ports {exp_p_io[6]}]
|
|
set_property PACKAGE_PIN J16 [get_ports {exp_n_io[6]}]
|
|
set_property PACKAGE_PIN M14 [get_ports {exp_p_io[7]}]
|
|
set_property PACKAGE_PIN M15 [get_ports {exp_n_io[7]}]
|
|
set_property PACKAGE_PIN Y9 [get_ports {exp_p_io[8]}]
|
|
set_property PACKAGE_PIN Y8 [get_ports {exp_n_io[8]}]
|
|
set_property PACKAGE_PIN Y12 [get_ports {exp_p_io[9]}]
|
|
set_property PACKAGE_PIN Y13 [get_ports {exp_n_io[9]}]
|
|
set_property PACKAGE_PIN Y7 [get_ports {exp_p_io[10]}]
|
|
set_property PACKAGE_PIN Y6 [get_ports {exp_n_io[10]}]
|
|
|
|
# Pull down digital inputs.
|
|
set_property PULLDOWN TRUE [get_ports {exp_p_io[0]}]
|
|
set_property PULLDOWN TRUE [get_ports {exp_n_io[0]}]
|
|
set_property PULLDOWN TRUE [get_ports {exp_p_io[1]}]
|
|
set_property PULLDOWN TRUE [get_ports {exp_n_io[1]}]
|
|
|
|
### PLL
|
|
#set_property IOSTANDARD LVCMOS33 [get_ports pll_*]
|
|
#set_property PACKAGE_PIN J15 [get_ports pll_hi_o]
|
|
#set_property PACKAGE_PIN K14 [get_ports pll_lo_o]
|
|
|
|
### SATA connector
|
|
#set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {daisy_p_o[*]}]
|
|
#set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {daisy_n_o[*]}]
|
|
#set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {daisy_p_i[*]}]
|
|
#set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports {daisy_n_i[*]}]
|
|
#
|
|
#set_property PACKAGE_PIN T12 [get_ports {daisy_p_o[0]}]
|
|
#set_property PACKAGE_PIN U12 [get_ports {daisy_n_o[0]}]
|
|
#set_property PACKAGE_PIN U14 [get_ports {daisy_p_o[1]}]
|
|
#set_property PACKAGE_PIN U15 [get_ports {daisy_n_o[1]}]
|
|
#set_property PACKAGE_PIN P14 [get_ports {daisy_p_i[0]}]
|
|
#set_property PACKAGE_PIN R14 [get_ports {daisy_n_i[0]}]
|
|
#set_property PACKAGE_PIN N18 [get_ports {daisy_p_i[1]}]
|
|
#set_property PACKAGE_PIN P19 [get_ports {daisy_n_i[1]}]
|
|
|
|
### LED
|
|
set_property IOSTANDARD LVCMOS33 [get_ports {led_o[*]}]
|
|
set_property SLEW SLOW [get_ports {led_o[*]}]
|
|
set_property DRIVE 4 [get_ports {led_o[*]}]
|
|
|
|
set_property PACKAGE_PIN F16 [get_ports {led_o[0]}]
|
|
set_property PACKAGE_PIN F17 [get_ports {led_o[1]}]
|
|
set_property PACKAGE_PIN G19 [get_ports {led_o[2]}]
|
|
set_property PACKAGE_PIN G15 [get_ports {led_o[3]}]
|
|
set_property PACKAGE_PIN G14 [get_ports {led_o[4]}]
|
|
set_property PACKAGE_PIN F20 [get_ports {led_o[5]}]
|
|
set_property PACKAGE_PIN G20 [get_ports {led_o[6]}]
|
|
set_property PACKAGE_PIN H20 [get_ports {led_o[7]}]
|
|
|
|
############################################################################
|
|
# Clock constraints #
|
|
############################################################################
|
|
|
|
#NET "adc_clk" TNM_NET = "adc_clk";
|
|
#TIMESPEC TS_adc_clk = PERIOD "adc_clk" 125 MHz;
|
|
|
|
|
|
create_clock -period 8.000 -name adc_clk_01 [get_ports {adc_clk_i[0][1]}]
|
|
create_clock -period 8.000 -name adc_clk_23 [get_ports {adc_clk_i[1][1]}]
|
|
create_clock -period 4.000 -name rx_clk [get_ports {daisy_p_i[1]}]
|
|
|
|
# Add clock uncertainty for robust timing.
|
|
set_clock_uncertainty 0.2 [get_clocks adc_clk_01]
|
|
set_clock_uncertainty 0.2 [get_clocks adc_clk_23]
|
|
|
|
# ADC data input timing.
|
|
# The LTC2145 datasheet says CLKOUT-to-DATA = minimum 0, maximum 0.6 ns.
|
|
# We add 0.1 ns margin.
|
|
set_input_delay -clock adc_clk_01 -min -0.1 [get_ports {adc_dat_i[0][*] adc_dat_i[1][*]}]
|
|
set_input_delay -clock adc_clk_01 -max 0.7 [get_ports {adc_dat_i[0][*] adc_dat_i[1][*]}]
|
|
set_input_delay -clock adc_clk_23 -min -0.1 [get_ports {adc_dat_i[2][*] adc_dat_i[3][*]}]
|
|
set_input_delay -clock adc_clk_23 -max 0.7 [get_ports {adc_dat_i[2][*] adc_dat_i[3][*]}]
|
|
|
|
# The two ADC clocks may not be perfectly aligned.
|
|
# Specify max delay on inter-clock paths to deal with this.
|
|
set_min_delay -from [get_clocks adc_clk_23] -to [get_clocks adc_clk_01] 1.6
|
|
set_max_delay -from [get_clocks adc_clk_23] -to [get_clocks adc_clk_01] 6.4
|
|
|
|
# TODO -- specify input delay for digital inputs
|
|
|
|
# Delay to LEDs does not matter; just set a long max delay.
|
|
set_max_delay -to [get_ports {led_o[*]}] 20.0
|
|
|
|
#set_false_path -from [get_clocks par_clk] -to [get_clocks pll_adc_clk_0]
|
|
#set_false_path -from [get_clocks pll_adc_clk_0] -to [get_clocks par_clk]
|
|
#set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks adc_clk_01]
|
|
#set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks adc_clk_23]
|
|
#set_false_path -from [get_clocks adc_clk_01] -to [get_clocks pll_ser_clk]
|
|
#set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks par_clk]
|
|
#set_false_path -from [get_clocks clk_fpga_0] -to [get_clocks pll_adc_clk_0]
|
|
#set_false_path -from [get_clocks pll_adc_clk_0] -to [get_clocks clk_fpga_0]
|
|
#set_false_path -from [get_clocks pll_adc_clk_0] -to [get_clocks pll_adc_10mhz]
|
|
#set_false_path -from [get_clocks pll_adc_10mhz] -to [get_clocks pll_adc_clk_0]
|
|
#set_false_path -from [get_clocks adc_clk_23] -to [get_clocks pll_adc_clk_0]
|
|
|
|
############################################################################
|
|
# Bit file settings #
|
|
############################################################################
|
|
|
|
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
|
|
|