This website requires JavaScript.
Explore
Help
Sign In
joris
/
redpitaya-puzzlefw
Watch
1
Star
0
Fork
You've already forked redpitaya-puzzlefw
0
Code
Issues
Pull Requests
Releases
Activity
Alternative, unofficial firmware for the Red Pitaya
68
Commits
2
Branches
0
Tags
951
KiB
VHDL
42.1%
C++
32.8%
C
10.9%
Shell
7.2%
Tcl
6.8%
Other
0.2%
5ceb5ad882
Go to file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Clone in VS Code
Cite this repository
APA
BibTeX
Cancel
Joris van Rantwijk
5ceb5ad882
Delay timetagger signal to match ADC trigger
2024-09-22 15:01:25 +02:00
doc
Add register bit to show 4-channel support
2024-09-18 20:59:31 +02:00
fpga
Delay timetagger signal to match ADC trigger
2024-09-22 15:01:25 +02:00
sw
Disable routable IPv6 address
2024-09-22 11:37:04 +02:00