joris
/
redpitaya-puzzlefw
1
0
Fork 0
Code Issues Pull Requests Releases 1 Activity
Alternative, unofficial firmware for the Red Pitaya
98 Commits 1 Branch 1 Tag 957 KiB
VHDL 46.5%
C++ 36.2%
Shell 7.9%
Tcl 7.5%
C 1.7%
Other 0.2%
Go to file
Joris van Rantwijk 4d79fecfdc Change FCLK0 frequency to 200 MHz 
This clock is used as REFCLK for IODELAYCTRL in the 4-input design.
 		2024-10-06 12:58:11 +02:00
doc Document GPIO and SPI signals to FPGA 2024-10-05 19:12:25 +02:00
fpga Change FCLK0 frequency to 200 MHz 2024-10-06 12:58:11 +02:00
sw Add shell script to configure ADC via SPI 2024-10-05 00:35:20 +02:00