joris
/
vhdl-sincos-gen
1
0
Fork 0
Code Issues Pull Requests Activity
vhdl-sincos-gen/sim
History
Joris van Rantwijk 15518ce6f7 * Add test-bench for superficial check of 24-bit sine generator. 
* Minor improvement in test-bench for 18-bit sine generator.
 		2016-04-14 23:06:21 +02:00
..
Makefile * Add test-bench for superficial check of 24-bit sine generator. 2016-04-14 23:06:21 +02:00
sim_sincos_d18_p20_full.vhdl Full (all-input) test bench for sincos_gen_d18_p20. 2016-04-10 01:26:05 +02:00
sim_sincos_d18_p20_probe.vhdl * Add test-bench for superficial check of 24-bit sine generator. 2016-04-14 23:06:21 +02:00
sim_sincos_d24_p26_probe.vhdl * Add test-bench for superficial check of 24-bit sine generator. 2016-04-14 23:06:21 +02:00