Joris van Rantwijk d2a948f34e * Fix mistake in 2nd order Taylor correction. ... * Fix mistake in testbench for 24-bit sine generator.		2016-04-14 23:14:58 +02:00
..
sincos_gen.vhdl	* Fix mistake in 2nd order Taylor correction.	2016-04-14 23:14:58 +02:00
sincos_gen_d18_p20.vhdl	Document latency of sincos core.	2016-04-10 01:27:24 +02:00
sincos_gen_d24_p26.vhdl	* Add wrapper for 24-bit sine generator.	2016-04-14 22:53:40 +02:00