joris
/
vhdl-sincos-gen
1
0
Fork 0
Code Issues Pull Requests Activity
Sine/cosine function core in VHDL
16 Commits 1 Branch 0 Tags 89 KiB
VHDL 88.1%
Python 10.1%
Makefile 1.7%
Go to file
Joris van Rantwijk aa8f0217d3 * Full (all-input) test bench for sincos_gen_d18_p20. 2016-04-14 23:56:19 +02:00
rtl * Fix mistake in 2nd order Taylor correction. 2016-04-14 23:14:58 +02:00
sim * Full (all-input) test bench for sincos_gen_d18_p20. 2016-04-14 23:56:19 +02:00