joris
/
vhdl-sincos-gen
1
0
Fork 0
Code Issues Pull Requests Activity
Sine/cosine function core in VHDL
13 Commits 1 Branch 0 Tags 89 KiB
VHDL 88.1%
Python 10.1%
Makefile 1.7%
Go to file
Joris van Rantwijk 42046dc818 * Add wrapper for 24-bit sine generator. 2016-04-14 22:53:40 +02:00
rtl * Add wrapper for 24-bit sine generator. 2016-04-14 22:53:40 +02:00
sim Full (all-input) test bench for sincos_gen_d18_p20. 2016-04-10 01:26:05 +02:00