joris
/
vhdl-sincos-gen
1
0
Fork 0
Code Issues Pull Requests Activity
47 Commits 1 Branch 0 Tags 89 KiB
Commit Graph

3 Commits

Author SHA1 Message Date
Joris van Rantwijk ba096abf16 Make internal phase accuracy configurable. 
* Add generic "phase_extrabits" to set internal accuracy of phase remainder.
* Increase default value of phase_extrabits from 1 to 2.
 2016-04-20 23:46:24 +02:00
Joris van Rantwijk 5892955445 * Reorganize comments at top of wrappers for sin/cos generator. 2016-04-16 22:16:20 +02:00
Joris van Rantwijk 42046dc818 * Add wrapper for 24-bit sine generator. 2016-04-14 22:53:40 +02:00