This website requires JavaScript.
Explore
Help
Sign In
joris
/
vhdl-sincos-gen
Watch
1
Star
0
Fork
You've already forked vhdl-sincos-gen
0
Code
Issues
Pull Requests
Activity
40c6639593
vhdl-sincos-gen
/
synth
/
xilinx_spartan6
/
timing.ucf
3 lines
68 B
Plaintext
Raw
Blame
History
NET "clk" TNM_NET = "clk" ;
TIMESPEC "TS_clk" = PERIOD "clk" 4 ns ;
Reference in New Issue
View Git Blame
Copy Permalink