joris
/
vhdl-sincos-gen
1
0
Fork 0
Code Issues Pull Requests Activity

Minor textual improvements in README.

This commit is contained in:
Joris van Rantwijk 2016-04-21 20:30:53 +02:00
parent ff860d4ae3
commit b21a696b71
1 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
README.txt
View File

@ -1,8 +1,8 @@
Sine / cosine generator in VHDL Sine / cosine function core in VHDL
================================= ====================================
This package contains a sine / cosine generator in synthesizable VHDL code. This package contains a sine / cosine function core in synthesizable VHDL code.
The core takes a phase value as input and produces the corresponding sine The core takes a phase value as input and produces the corresponding sine
and cosine as signed integer outputs. The core is fully pipelined, accepting and cosine as signed integer outputs. The core is fully pipelined, accepting
@ -33,8 +33,8 @@ to compute the sine and cosine of an arbitrary point in the first quadrant:
in a ROM block with two read ports. in a ROM block with two read ports.
2) Compute the phase mismatch between the table point and actual 2) Compute the phase mismatch between the table point and actual
phase input in radians. This requires multiplication by Pi, phase input in radians. This requires multiplication by Pi/2,
which is implemented through repeated shifting and adding. which is implemented through shifting and adding.
3) Use the Taylor series to obtain a more accurate approximation 3) Use the Taylor series to obtain a more accurate approximation
of the answer. Depending on the required accuracy, either 1st order of the answer. Depending on the required accuracy, either 1st order
@ -105,7 +105,6 @@ These two wrappers are the only tested variants of the core.
Accuracy of the sine/cosine output from the cores has been determined from Accuracy of the sine/cosine output from the cores has been determined from
a simulation of the VHDL code on all possible phase input values. a simulation of the VHDL code on all possible phase input values.
---- ----
Core variant: sincos_gen_d18_p20 sincos_gen_d24_p26 Core variant: sincos_gen_d18_p20 sincos_gen_d24_p26
Phase input width: 20 bits 26 bits Phase input width: 20 bits 26 bits
@ -147,4 +146,4 @@ DSP48A1: 2 4
Clock freq: 230 MHz 230 MHz 400 MHz 400 MHz Clock freq: 230 MHz 230 MHz 400 MHz 400 MHz
---- ----
--